two-address instruction信息详情
二地址指令
instruction───n.指令,命令;指示;教导;用法说明
address───n.地址;所在地;位置储存编码;演讲;称呼;致辞;谈吐;技巧;vt.写(收信人)姓名地址;设法解决;演说;向……说话,致词;就位击(球);冠以(某种称呼);提出;编址;vi.<废>引导某人的讲话或注意
computer instruction───[计]计算机指令;计算机指令,机器指令
clear instruction───[计]清除指令
instruction word───[计]指令字;做指令的字
instruction cycle───[计]指令周期
remedial instruction───矫正教学,(补习性的)辅导
jury instruction───陪审团指令
validity instruction───有效性教学
ARM has two instruction modes, and the least-significant bit of the address is used to indicate which mode a given function USES.───ARM有两个指令模式和地址的最低显著位用于指示哪个模式的给定函数使用。
Similarly, whenever the processor develops an instruction address, the low-order two bits are zero.───同样,只要处理器利用指令地址,低阶的两位就为零。
Note: to reference the lines of assembly code in the following explanation, I refer to the last two values of the instruction address because they all begin with 054d20.───注:为引用下列说明中的汇编代码行,我将引用指令地址的最后两个值,因为它们都以054d 20开头。
- transverse shear
- transverse shaving
- thank god it s friday
- transverse shearing
- whatsizewouldyoulike
- uproject
- uprora
- today over
- two-address system
- ups analysis
- taketheoffer
- viscerocranium
- viscerogenic
- takethelord
- the one you love
- viscerotome
- viscerotomy
- you are my love of my life
- this is beyond
- transverse shrinkage
- thank god its monday jyoti